ISSCC 2009 / SESSION 24 / WIRELESS CONNECTIVITY / 24.6

24.6 A 1.1V 5-to-6GHz Reduced-Component Direct-Conversion Transmit Signal Path in 45nm CMOS

Jacques C. Rudell^{1,2}, Pankaj Goyal², Christopher D. Hull², Shmuel Ravid³, Adil Kidwai²

¹University of Washington, Seattle, WA ²Intel, Hillsboro, OR, ³Intel, Haifa, Israel

With the advent of small mobile internet devices (MIDs) and a rising consumer demand for multiple simultaneous transmit and receive communication links, the need for highly programmable, low-cost transceiver front-ends that co-exist with other radios on the same platform or die, has increased. For the past decade, CMOS technologies have demonstrated the ability to integrate the entire transceiver into a single silicon substrate, even for radio standards requiring the most aggressive performance [1-3]. However, concurrent trends associated with required transceiver performance in a co-existing radio environment, coupled with the low supply voltage and low-intrinsic device gain ($g_m r_0$) associated with modern, nm-length CMOS devices, are presenting a new set of challenges for the analog-RF IC designer [4].

This paper introduces one of the first reported transmit signal chains in a 45nm CMOS process operating from a 1.1V supply with performance compatible for long-range, wide-bandwidth, high-data rate standards. A new scheme to reduce the number of components in the signal path and enhance the TXchain linearity for use in 4G OFDM based systems is presented. A traditional direct-conversion signal path contains a filter, VGA and mixer stage as shown in Fig. 24.6.1. The proposed transmitter combines the functions of the three aforementioned blocks into a single component, as described in the first section of this paper (note: only one filter pole is combined, additional poles must be added as needed). The overall transmitter is then described, followed by measured data to demonstrate performance commensurate with operation as a general purpose device, in a co-existence environment.

A key aspect of this transmitter is the use of a single opamp to realize the function of three TX components; a filter pole, a VGA, and a highly linear active-mixer transconductance stage. The approach is based on a traditional single-pole filter stage, where a conceptual single-ended version is shown in Fig 24.6.2. Instead of using the filter output voltage and applying this to the input of a mixer, the current in the opamp output stage, $I_o(s)$, is mirrored, $I_o(s)$, and used as the input to an active current-commutating mixer. A resistor, R_L , which dominants the opamp output loading is added. Under the condition that $R_L << R_F$, R_0 , (R_0 is the opamp output impedance) the one-pole filter frequency response will appear in the opamp output current, Fig. 24.6.2. Both the current and the filter frequency response can then be mirrored into the mixer. The passband mixer G_m is approximately $1/R_L$. Therefore, variable gain is attained in the mixer transconductance stage by modulating the value of R_L , Fig. 24.6.2.

Reducing the number of active components in the signal path, while combining functionality, improves linearity and lowers the power consumption as compared to more traditional solutions. An active mixer topology, where feedback may be applied to improve linearity, was selected over a passive mixer. The active mixer obviates the need for more high-frequency open-loop gain stages after the mixer, as would be required in the passive mixer approach.

Although the concept of reflecting the filter frequency response in the form of a current may be somewhat obvious, a less salient aspect of this topology is the feedback used to enhance the linearity of the mixer transconductance stage. This approach provides feedback with a single-pole frequency response. The loop gain around M3 and M4 helps to significantly improve the linearity of the mixer transconductance, Fig. 24.6.3. Although similar use of feedback in active mixers has been suggested [5,6], this is the first use of a combined block with both a single pole added and variable gain. While R_f and C_f serve as a pole in the forward signal path, they act as a zero from the perspective of M3 and M4, thereby extending the loop bandwidth and further improving the mixer linearity. The differential version of this combined block

is shown in Fig. 24.6.3. The mixer transconductance is varied with an array of bridge resistors at the filter output. Any mismatch in R_L will appear as a common-mode offset, thus providing an additional benefit over approaches that vary the gain using two differential resistors [6].

All components in this transmitter signal path have been designed to run from a 1.1V supply. To compensate for the low $g_{\rm m}r_{\rm o}$ (less than 10) in this 45nm process, the mixer opamp uses a folded-cascode topology to improve the open-loop gain, Fig. 24.6.3. Body biasing was used wherever possible, with a resistor to the source [7], Fig. 24.6.3. To maximize the opamp output-signal swing, the output-common mode was set at mid supply. A resistor, Roff, between the opamp inputs and ground creates an input common-mode offset to a PMOS differential pair, required by a low supply voltage [8]. An activemixer approach is used, thus allowing for smaller switching-device sizes, and removing the need for a buffer which follows the divide-by-2 circuitry. A twostage matching network between the mixer and pre-PA driver was selected to provide a wide bandwidth. To decrease the die area, a single differential inductor, L_{COM} in Figs. 24.6.3 and 24.6.4, was used for LC tuning of both the I and Q mixer output, and in the 2-stage matching network. This matching network gives optimal load-line impedances to the mixer output (~250 Ω) and the input of the pre-PA driver (~7 Ω). The simulated Q of the matching network was approximately 4 with a passband loss of ~2dB.

A single-stage, common-source pre-PA amplifier follows the two-stage matching network, Fig. 24.6.4. This pre-PA driver was biased for Class-AB operation. Discrete variable gain is realized with a 3b binary-weighted array, P0-P2, controlled by switching the cascode devices on or off. An integrated L-section matches the pre-PA driver output to a differential 100Ω off chip.

On wafer-probing was used for measurements. Both the simulated and measured gain versus frequency are shown in Fig. 24.6.5, with a plot of WiMAX EVM versus backoff from P_{1dB} , an example two-tone test TX-output spectrum, and extrapolated OIP3. Measured wideband noise levels of -143dBm/Hz and -146dBm/Hz at 100MHz and 300MHz offset from the carrier were recorded, respectively. This noise performance shows promise for this TX, to be collocated (co-exist) with receivers on the same platform or die, with a modest amount of additional TX-to-RX isolation.

The prototype was implemented in a 6-layer metal 45nm CMOS process. Measured results are tabulated in Fig. 24.6.6. The TX signal path consumes 108mA from a 1.1V supply while occupying an area of $1.0 \times 1.5 \text{mm}^2$, Fig. 24.6.7. A P_{1dB} of +12.2dBm and P_{sat} of +14.9dBm at 5.5GHz are measured at the TX output with max. gain. This TX reports the highest extrapolated OIP3 (+23.5dBm) found in the literature, at 1.1V.

Acknowledgement:

The authors would like to thank Alden Wong, Yanjie Wang, Stewart Taylor, Ronny Hirsch, Jung-Chi Chiang, Qing Fan and Jonathan Jensen for their contributions.

References:

[1] O. Degani, et al, "A 1×2 MIMO Multiband CMOS Transceiver with an Integrated Front-End in 90nm CMOS for 802.11a/g/n WLAN Applications", *ISSCC Dig. Tech. Papers.*, pp 356-357, Feb. 2008.

[2] A. Behzad, et al, "A Fully Integrated MIMO Multiband Direct-Conversion CMOS Transceiver for WLAN Applications (802.11n)", ISSCC Dig. Tech. Papers, pp. 560-561, Feb. 2007.

[3] K. Muhammad et al, "The First Fully Integrated Quad-Band GSM/GPRS Receiver in a 90nm Digital CMOS Process", *IEEE J. Solid-State Circuits*, vol. 41, No. 8, pp. 1772-1783, August 2006.

[4] J. C. Rudell, "Low-Voltage Transceiver Design in 45nm CMOS with an Emphasis on WiMAX", ISSCC Giraffe Forum, Feb. 2008.

[5] C. P. Lee et al, "A Highly Linear Direct-Conversion Transmit Mixer Transconductance Stage with Local Oscillation Feedthrough and I/Q Imbalance Cancellation Scheme", *ISSCC Dig. Tech. Papers*, pp. 1450-1459, Feb. 2006.

 [6] B. U. Klepser et al, "5GHz and 2.4GHz Dual-Band RF Transceiver for WLAN 802.11 a/b/g Applications", *IEEE Radio-Frequency Integrated Circuits Symp.*, pp. 37-40, June 2003.
[7] C. D. Hull, "Radio-Frequency Receiver Design in 45nm Digital CMOS Technology", *IEEE*

[7] C. D. Hull, "Hadio-Frequency Receiver Design in 45nm Digital CMOS Technology", *IEEE International Microwave Symp. Workshop WSN*, pp. 1-20, Atlanta, GA, June 2008.

[8] B. R. Carlton et al, "A 2.2dB NF, 4.9-to-6GHz Direct-Conversion Multistandard RF Receiver Front-End in 90nm CMOS", *IEEE Radio-Frequency Integrated Circuits Symp.*, pp. 617-620, June 2008.

418 • 2009 IEEE International Solid-State Circuits Conference

978-1-4244-3457-2/09/\$25.00 ©2009 IEEE

Please click on paper title to view Visual Supplement.



ISSCC 2009 / February 11, 2009 / 10:45 AM

DIGEST OF TECHNICAL PAPERS • 419

Authorized licensed use limited to: University of Washington Libraries. Downloaded on December 3, 2009 at 17:03 from IEEE Xplore. Restrictions apply.

ISSCC 2009 PAPER CONTINUATIONS



• 2009 IEEE International Solid-State Circuits Conference

978-1-4244-3457-2/09/\$25.00 ©2009 IEEE

Please click on paper title to view Visual Supplement.

Authorized licensed use limited to: University of Washington Libraries. Downloaded on December 3, 2009 at 17:03 from IEEE Xplore. Restrictions apply.